ATTORNEY: CKET NO.: N1085-00257 [TSMC 2003-0918]

What is claimed is:

1. A method for forming a semiconductor device comprising:

providing a structure of a semiconductive material with a hardmask thereover, said hardmask having at least one tapered portion with a corresponding portion of a further film disposed thereover;

etching an uncovered portion of said hardmask to expose an exposed portion of said semiconductive material while maintaining said at least one tapered portion and each said corresponding portion substantially intact; and

etching said exposed portion of said semiconductive material while maintaining said at least one tapered portion and each said corresponding portion substantially intact.

- 2. The method as in claim 1, wherein said providing comprises providing said hardmask with an originally tapered upper surface covered by said further film, and removing a first portion of said originally tapered upper surface and a first portion of said further film to produce said hardmask having said at least one tapered portion with a corresponding portion of said further film disposed thereover, and said uncovered portion.
- 3. The method as in claim 2, wherein said removing comprises chemical mechanical polishing.
- 4. The method as in claim 2, wherein said further film comprises an oxide liner and said removing includes forming a spacer oxide material over said further film and etching portions of said spacer oxide material and said first portion of said further film.
- 5. The method as in claim 4, wherein said removing further includes, after said etching said portions of spacer oxide material and said first portion, forming an etch stop layer thereover and an interlevel dielectric over said etch stop layer, then planarizing such that said uncovered portion of said hardmask is planarized.

PHI\\1136291.1 9

1

2

1

2

3

4

1

2

1

2

3

1

2

3

4

5

1

2

ATTORNEY : CKET NO.: N1085-00257 [TSMC 2003-0918]

1 6. The method as in claim 1, wherein said further film comprises an oxide 2 film.

- 7. The method as in claim 6, wherein said etching an uncovered portion of said hardmask includes a hardmask:further film etch selectivity ranging from 5:1 to 10:1.
- 1 8. The method as in claim 1, wherein said semiconductive material comprises polycrystalline silicon.
  - 9. The method as in claim 1, wherein, after said etching said exposed portion of said semiconductive material, removing said at least one tapered portion with a corresponding portion of a further film disposed thereover, thereby producing at least one corresponding gate structure of said semiconductive material.
  - 10. The method as in claim 9, wherein each of said at least one corresponding gate structure includes a width of about 10 nanometers.
- 1 11. The method as in claim 1, wherein said structure of a semiconductive 2 material includes a width within the range of 50 to 500 nanometers.
  - 12. The method as in claim 1, wherein said etching said subjacent portion of said semiconductive material includes a semiconductive material:hardmask etch selectivity ranging from 50:1 to 100:1.
- 1 13. The method as in claim 1, wherein said hardmask is formed of SiN or 2 SiON.
  - 14. The method as claim 1, wherein said providing includes providing a layer of material of said hardmask over a semiconductor substrate surface and etching to produce said hardmask having at least one tapered portion, each tapered portion having a taper angle within the range of 45° to 85° with respect to said semiconductor substrate surface.
  - 15. A method for forming a semiconductor device comprising: providing a layer of hardmask material over a semiconductor substrate;

PHI\\136291.1 10

5

3	forming a photoresist pattern over said layer of hardmask material;
4	etching to produce a discrete portion of said hardmask material, said discrete
5	portion having at least one tapered section with a taper angle within the range of 45° to
6	85° with respect to a surface of said semiconductor substrate;
7	carrying out a photoresist strip process;
8	forming an oxide layer over said discrete portion;
9	removing portions of said oxide layer and planarizing to produce said discrete
10	portion having a substantially planar uncovered portion and each tapered section having
11	a corresponding portion of said oxide layer thereover.
1	16. The method as in claim 15, in which said etching includes at least one
2	etchant species chosen from the group consisting of CF <sub>4</sub> , CHF <sub>3</sub> , CH <sub>2</sub> F <sub>2</sub> , CH <sub>3</sub> F, C <sub>5</sub> F <sub>8</sub>
3	CO, Ar, and $O_2$ .
1	17. A semiconductor device comprising a semiconductive material formed
2	over a substrate, having a width no greater than 10 nm and a top surface substantially
3	parallel to said substrate, a hardmask formed on said top surface and having an angled
4	upper surface and an oxide film formed thereover, said angled upper surface and said
5	top surface forming an angle ranging from 45° to 85°.
1	
2	18. The semiconductor device as in claim 17, wherein said semiconductive
3	material comprises polysilicon.
1	·
2	19. The semiconductor device as in claim 18, wherein said hardmask is
3	formed of SiN or SiON.
J	ionned of one of older.
1	
2	20. A semiconductor device comprising a discrete semiconductive material
3 .	structure formed over a substrate surface and having a top surface substantially parallel
4	to said substrate surface, said structure including at least one masked portion having a

hardmask formed on said top surface, said hardmask having an angled upper surface

11 PH1\1136291.1

6 and an oxide film formed thereover, said angled upper surface and said top surface

- 7 forming an angle ranging from 45° to 85°.
- 1 21. The semiconductor device as in claim 1, wherein said hardmask is formed 2 of SiN or SiON.
- 1 22. The semiconductor device as in claim 1, wherein said at least one masked
- 2 portion comprises a duality of said masked portions disposed at opposed ends of said
- 3 discrete semiconductive material structure.

PHI\1136291.1 12